Senior Engineer, L2 Cache Hardware Designer and Architect
IBM
Senior Engineer, L2 Cache Hardware Designer and Architect
IBM
Nest Verification Engineer
IBM
L2 Cache and Memory Controller Team Lead
IBM
Memory Controller and L3 Cache Hardware Designer and Architect
The University of Texas at Austin