Director, High-Performance FPGA Development
San Jose, CA
Altera
Director, High-Performance FPGA Development
Centrality
Acting VP Engineering
ESS Technology, Inc.
Design Manager
SiFive
VP Engineering
Cadence Design Systems
Chief of Staff to the CEO
Untether AI
VP Hardware
University of California, Berkeley - Walter A. Haas School of Business
Stanford University
