Senior Staff Hardware Developer
Oracle
Intel Corporation
Lead Analog and Mixed-signal design in 28Gbs SerDes for Intel A10 and S10 FPGA, PLL and CDR and CTLE and VGA
University of California, Irvine
Nanjing University
